• Volume/Page
  • Keyword
  • DOI
  • Citation
  • Advanced
   
 
 
 

Flickr Twitter UniPHY Group iResearch App Facebook

Rev. Sci. Instrum. 76, 115103 (2005); http://dx.doi.org/10.1063/1.2130937 (6 pages)

Clock signal requirement for high-frequency, high dynamic range acquisition systems

Ivo Viščor1, Josef Halámek1, and Marco Villa2

1Institute of Scientific Instruments, Academy of Sciences of the Czech Republic, Kralovopolska 147, CZ-61264 Brno, Czech Republic
2Dipartimento di Progettazione e Tecnologie, Facoltà di Ingegneria dell’Università di Bergamo, Viale Marconi 5, 24044 Dalmine (BG), Italy

View MapView Map

(Received 28 June 2005; accepted 4 October 2005; published online 9 November 2005)

Analog-to-digital converters (ADC’s) are increasingly replacing mixers in frequency conversion schemes. To achieve superior performances, in terms of bandwidth and dynamic range, a nearly ideal ADC clock is needed, with a spectral purity higher than the reference signal of the classical mixing scheme. These requirements of spectral purity for the ADC clock are discussed by analyzing in detail the nonuniform sampling process and by characterizing an actual acquisition system. The effect of clock phase imperfections on the output is proportional to the input frequency over sampling frequency ratio. Moreover, at the output we may have a multiple folding of the phase jitter spectrum. These effects are illustrated by three sets of measurements performed using our system: transfer of spurious clock components, aliasing of these components, and transfer of clock phase noise.

© 2005 American Institute of Physics

Article Outline

  1. INTRODUCTION
  2. METHOD
    1. Sampling with jitter
    2. Effects of a spurious harmonic component in the clock (reference) signal
    3. Uniform and nonuniform sampling
    4. Harmonic signal sampled by a clock with phase modulation
    5. General signal sampled by a clock with small phase modulation
  3. EXPERIMENTAL RESULTS
    1. Sample clock with spurs
    2. Sample clock with phase noise
    3. Bandwidth of the ADC clock input
  4. DISCUSSION

RELATED DATABASES

To view database links for this article, you need to log in.

KEYWORDS and PACS

PACS

ARTICLE DATA

PUBLICATION DATA

ISSN

0034-6748 (print)  
1089-7623 (online)

For access to fully linked references, you need to log in.

Figures (6)

Access to article objects (figures, tables, multimedia) requires a subscription; log in to view available files.
(Access to supplementary files, where available, is free for this journal.)



Close
Google Calendar
ADVERTISEMENT

close